The effect of the stress and grain size of the seed layer deposited on TaN and Ta/TaN barrier films on the properties of electroplated copper interconnection layer is described. Properties such as resistivity and grain size are studied. The effect of chemicals employed for electroplating the copper layer is also studied after deposition on these seed layers. A lower resistivity copper layer can be obtained by reducing stress and by growing grain size in the seed and interconnection layers. Reduction of layer resistance is required in the manufacturing of multilevel Cu interconnection for logic devices to reduce the resistance-capacitance ͑RC͒ time constant in the interconnection line and circuits. Enhancement of the speed in this circuit and solving the problems due to stress generated during multilevel process are needed. Only a few works are reported for the deposition and manufacture of a low resistance interconnection layer.
Reduction of layer resistance is required in the manufacturing of multilevel Cu interconnection for logic devices to reduce the resistance-capacitance ͑RC͒ time constant in the interconnection line and circuits. Enhancement of the speed in this circuit and solving the problems due to stress generated during multilevel process are needed. Only a few works are reported for the deposition and manufacture of a low resistance interconnection layer. 1 Since the interconnection layer is surrounded with a thick high resistivity barrier layer, a narrow cross-sectional area is obtained for low resistivity Cu interconnects for р100 nm technology node. Resistance of such a narrow line is so high in some cases that it is close to that of aluminum interconnection layer resistance. There are no advantages in such an interconnection layer other than that of better electromigration resistance. Recently, it was reported that resistance of a Cu interconnection layer is largely affected by the barrier layer and seed layer parameters. 2, 3 However, there is little interest in lowering of layer resistance by optimization of barrier and seed layers and their relationship. Manufacturers mostly concentrate on self-annealing effects and conformability of deposition. Therefore, higher effective resistance layers than those of conventional aluminum interconnections are being obtained for very small feature sizes.
Resistivity of an electroplated Cu layer has been reported as being determined mainly by the grain size and stress of this layer rather than due to impurities in the layer and self-annealing. Grain size of the electroplating Cu is determined mainly by the stress and orientation of the Cu seed layer employed for electroplating. 4 To deposit or fabricate a low resistance Cu interconnection layer, correlation of the resistivity with many other parameters must be obtained. In this paper, We describe the effect of stress and grain growth in the seed and electroplated layer on the resistivity in the interconnection layer. A lower resistivity Cu layer has been deposited employing the use of a newly developed electrolytic solution of Cu hexafluorosilicate ͑CHS͒. 
Experimental
Different barrier layers of TaN, Ta/TaN, and TaSiN 5 were deposited by reactive sputtering from high purity Ta and TaSi targets, on a chemical vapor deposition ͑CVD͒ oxide layer. A copper seed layer for the electroplating was deposited on these barrier layers. Here, control of the seed layer, such as stress and ͑111͒ orientation, is important for the electroplating of a low resistivity Cu interconnection layer. An electrolytic solution of conventional copper sulfate and newly developed copper hexafluorosilicate was used for the electroplating. 
Results and Discussion
It has been reported that resistivity and grain size of an electroplated Cu layer are affected largely by the properties of the seed layer employed. Control of resistivity and grain size is important in the electroplating Cu layer for use as an interconnection line. Therefore, first, we studied the relation of these properties with the stress in a thin seed layer deposited on three different barrier layers. Figure  1 shows the stress of the Cu seed layer deposited on typical barrier layers such as TaN, Ta/TaN, and TaSiN. The seed layer was annealed at 300°C after the deposition. Stress of seed layer was determined from the shift of Cu͑111͒ spectra and compared to the value given in the American Society for testing and materials ͑ASTM͒. Different stress values were obtained for the seed layers deposited on these barrier layers as shown in Fig. 1 . That is, stress was as high as 30.7 MPa in a layer on the TaN barrier layer. This stress decreased to 28.8 MPa in a Ta/TaN barrier layer conventionally used. Still lower stress was obtained in the layer on a TaSiN barrier layer.
Grain growth of the seed layer was observed by full width at half-maximum ͑fwhm͒ for the Cu͑111͒ spectrum in the X-ray diffraction ͑XRD͒ measurement, because this width is known to be inversely proportional to the grain size of Cu͑111͒ and gives quantitative sizes. These sizes are much smaller than those by crosssectional transmission electron microscope ͑XTEM͒ and electron backscattering pattern techniques. Figure 2 shows the variation of fwhm for these seed layers with the stress determined in Fig. 1 . This width increases linearly with the increase of stress in the seed layer. Broader spectrum and smaller ͑111͒ grain were obtained in the deposition on a conventional barrier layer of TaN. A narrower spectrum was obtained when deposited on the Ta/TaN barrier layer. A larger grain size of Cu͑111͒ was formed in the deposition on a TaSiN barrier layer as reported elsewhere. 1 A copper interconnection layer 600 nm thick was deposited on the physical vapor deposited ͑PVD͒ Cu seed layer by electroplating, employing two different electrolytic solutions of copper sulfate and copper hexafluorosilicate. Thermal adsorption spectroscopy measurement shows that description of F does not appear from the Cu layer from room temperature to 400°C. X-ray photoelectron spectroscopy ͑XPS͒ measurement was also carried out and TaF was formed at TaN/fluorinate carbon low-k layer. However, these spectra cannot be found at the Cu͑CHS͒/TaN interface. Therefore, much better adhesion strength can be attained at the interface. [6] [7] [8] Stress measurement was performed for these electroplating layers by XRD. Seed layer stress was controlled by varying the barrier layer. Correlation of stress between the electroplated and Cu seed layers is shown in Fig. 3 , in which closed and open circles are data for layers electroplated from copper sulfate and copper hexafluorosilicate electrolytic solutions, respectively. There are close relations between the seed layer stress and stress of an electroplated ͑EP͒ conductive Cu layer. The stress in an electroplated Cu layer is affected directly due to stress in the seed layer. For instance, stress increased linearly from 22 to 32 MPa in the EP Cu layer obtained from copper sulfate with the increase of stress in the seed layer from 28 to 31 MPa. This variation clearly indicates that a low stress electroplating layer can be deposited only on a low stress seed layer. We have obtained the lowest stress EP Cu layer by electroplating on the lowest stress seed layer on a TaSiN barrier layer.
The XRD measurement also gives fwhm of Cu͑111͒ spectra. This width is inversely proportional to grain size. A narrower spectrum width means the formation of a larger grain size. A lower resistivity Cu layer may be manufactured by reducing stress and by growing ͑111͒ grain. 9 Variation of fwhm with stress in an electroplated Cu layer ͑as-deposited͒ is shown in Fig. 4 , where a seed layer was deposited on the different barrier layers mentioned above to control stress and were annealed at 300°C. The narrow width of the spectrum means the formation of larger Cu͑111͒ grain. This figure indicates that grain size of Cu͑111͒ increases with decrease of stress. It can be seen that a much larger grain is grown when electroplating is done from copper hexafluorosilicate solution as electrolyte rather than CuSO 4 . Figure 5 shows the relation of resistivity with grain size in an electroplated Cu layer deposited from copper sulfate and copper hexafluorosilicate solutions on different barrier layers. A lower resistivity Cu interconnection layer can be deposited only if a larger grain is grown. A larger grain and lower resistivity layer was obtained when an EP Cu layer was deposited from a copper hexafluorosilicate electrolyte solution on a TaSiN barrier layer.
After deposition of a Cu layer by electroplating from two different chemicals, annealing was performed at 400°C for the enhancement of grain size and for reduction of resistivity. 9 Reduction of the resistivity, which is important in the Cu interconnection process, can also be achieved by enhancement of grain growth. However, these relations have not been well established in multilayer Cu interconnection. Stress of an electroplated Cu layer before and after annealing is shown in Fig. 6 . In the layer deposited from copper sulfate electrolytic solution, stress decreased markedly from 32 to 26 MPa with this annealing. In the layer from copper hexafluorosilicate solution, a lower stress EP Cu layer was deposited as mentioned above. However, no significant change in stress was seen with annealing. This stress is considered to be the lower limit of the stress in an electroplated Cu interlayer. Figure 7 is the fwhm in an EP Cu layer before and after annealing at 400°C. This width decreased markedly with annealing for the layer electroplated using copper sulfate electrolyte and reached 0.18°. This reduction and grain growth of ͑111͒ are due to stress release and related closely with agglomeration. 9 In the layer electroplated from copper hexafluorosilicate solution, this width decreased slightly and grain did not grow well with this annealing.
Resistivity of the EP Cu interconnection layer before and after annealing at 400°C is shown in Fig. 8 , where the plating was performed from copper sulfate and copper hexafluorosilicate electrolytic solutions. Resistivity is around 2.1 ⍀-cm in the as-deposited layer from copper hexafluorosilicate solution. Resistivity decreased slightly with the annealing. A higher resistivity layer was attained in the layer electroplated from copper sulfate solution on a TaN barrier layer. Thus, a lower resistivity Cu interconnection layer can be deposited on a low stress seed layer with copper hexafluorosilicate solution.
Conclusions
Seed layer stress is an important parameter in the Cu interconnection layer and can be controlled with control of barrier layer properties. Higher and lower stress were attained for the EP Cu layer for the deposition of a seed layer on TaN and TaSiN barrier layers, respectively. Grain growth of Cu͑111͒ can also be controlled with the use of different barrier layers. Progressively large grains are grown in the seed and EP Cu layers deposited on Ta, Ta/TaN, and TaSiN barrier layers.
When electroplating was performed on seed layers deposited on different barriers, properties of the Cu interconnection layer were affected largely by those of the seed layer, such as stress and grain size. A copper interconnection layer with larger grain and lower resistivity can be deposited on low stress and highly ͑111͒-oriented Cu seed layers.
Grain grows well in layers electroplated from copper sulfate solution with annealing at 400°C. Because the grain was already well grown in the EP Cu layer from hexafluorosilicate solution, there was no significant growth of Cu͑111͒ grain with annealing. A lowest resistivity layer was obtained in the deposition of an EP Cu layer from use of copper hexafluorosilicate electrolyte solution. Although resistivity decreased markedly in the layer electroplated from CHS solution, this resistivity is still slightly higher than that deposited from the copper sulfate solution.
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